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Graphical System Design 
A Platform-Based Approach for Measurement and Control 
PXI and Modular 
Instruments 
Desktops and  
PC-Based DAQ 
RIO and Custom 
Designs 
Test Monitor Embedded Control Cyber Physical 
Open Connectivity  
with 3rd Party I/O 
Graphical System Design 
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Integration of Modular I/O Hardware 
Box Instruments Modular Instruments 
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PXI Combines Standard Technologies 
Peripheral Modules 
• More than 1,500 instruments from 70+ vendors 
Chassis—PXI Backplane 
• PCI or PCI Express bus 
• Timing and synchronization 
 
Controller 
• Embedded PC, remote 
PC/laptop interface, or rack 
mount 
• Runs all standard software 
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PXI Timing and Synchronization Features 
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Highest Performance PXI Digitizer 
Codeveloped by Tektronix and National Instruments 
3U, 3-Slot PXI Express Digitizer Tektronix ADC ASIC 
20 GHz, 50 GS/s Oscilloscope 3+ GHz, 10+ GS/s Digitizer 
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12-bit, 60 MS/s 
NI PXI-5922 
Up to 24-bit and up to 15 
MS/s 
Up to -114 dBc SFDR 
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Trigger/Clock Synchronization -TClk 
• Measure TClk edges from point of reference 
•  10 MHz backplane clock is our point of reference 
• Sync Pulse is sent to tell devices to begin measuring 
 
10 MHz Backplane Clk 
Module 2 TClk 
Sync Pulse 
Begin measurement on next 
rising edge of Ref Clock 
Module 1 (Master) TClk 
TDC and fpga measure this delay 
PLL synchronization 
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PDV > 200 m/s Flyer Acquisition 
• PXIe-5186 
• 12.5 GS/s @ 5 GHz 
• Tektronix DPO-72004 
• 12.5 GS/s @ 20 GHz 
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PDV > 1 km/s Flyer Acquisition 
• PXIe-5186 
• 12.5 GS/s @ 5 GHz 
• Tektronix DPO-72004 
• 50 GS/s @ 20 GHz 
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PDV > 1 km/s Flyer Acquisition 
• PXIe-5186 
• 12.5 GS/s @ 5 GHz 
• Tektronix DPO-72004 
• 50 GS/s @ 20 GHz 
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Synchronization: Digital Delay Generator 
• Four high precision delays 
• Resolution: 1 ps 
• Jitter: < 50 ps rms 
• Selectable pulse amplitude and width 
• Four auxiliary delays 
• Available on the front panel and on PXI Trig 
• Resolution: 5 ns 
• Jitter: < 100 ps rms 
• Internal or external trigger (front & STAR) 
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P2P Architecture 
• >800 MB/s one way 
• >700 MB/s both ways 
• ~10 µs latency 
• Up to 16 streams per FPGA 
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